

100




Fig. 1





Fig. 2

Fig. 3






Fig. 4




Fig. 5

FIG. 6 is a schematic diagram of a memory access control system. The system includes a memory 344 and a control unit 600. The control unit 600 is connected to the memory 344 and is configured to receive memory requests and to control access to the memory 344. The control unit 600 includes a plurality of memory access control units 601, 602, and 603. Each memory access control unit 601, 602, and 603 is configured to receive a memory request and to control access to the memory 344 based on the received memory request. The memory access control units 601, 602, and 603 are connected to the memory 344 via a bus 610. The bus 610 is configured to transmit data between the memory access control units 601, 602, and 603 and the memory 344. The memory access control units 601, 602, and 603 are also connected to the control unit 600 via a bus 611. The bus 611 is configured to transmit data between the memory access control units 601, 602, and 603 and the control unit 600.




Fig. 6




Fig. 7




Fig. 8